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13 AOSTRACT
 
Detailed description of a digital magnetic tape control unit which
 
interfaces up to four Ampex 'seven-track, magnetic tape transports
 
to a Honeywell DDP-516 Minicomputer.
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FOREWORD
 
This report describes the detailed operations and programming

requirements-of a Tape Control Unit built by the Lockheed
 
Electronics Company Flight Controls Section. 
 This Tape Control
 
Unit is used to interface Ampex Magnetic Tape Transports to a
Honeywell DDP-516 Minicomputer. 
The Tape Control Unit, DDP-516,

and other peripheral devices form a major portion of the Flight
Controls Laboratory and is used during Shuttle Flight Control
 
Subsystem testing.
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ACRONYMS
 
BCD 
 Binary Coded Decimal
 
CPU 
 Central Processor Unit
 
DMC Direct Multiplex Control
 
FCL Flight Controls Laboratory
 
I/O Input/Output
 
JSC Lyndon B. Johnson Space Center
 
LEC Lockheed Electronics Company
 
MTT Magnetic Tape Transport
 
NRZ 
 Nonreturn-to-zero
 
OCP 
 Output Control Pulse
 
SMK 
 Set Mask
 
rCU 
 Tape Control Unit
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1. INTRODUCTION
 
The Tape Control Unit (TCU) described by this report was built by
 
the Lockheed Electronics Co. (LEC) Flight Controls Section in
 
response to operational requirements of the Flight Controls
 
Laboratory (FCL). This TCU was 
designed to interface up to four
 
Ampex Magnetic Tape Transports to a Honeywell DDP-516
 
Minicomputer.
 
This TCU is a copy of an 
existing unit which was built previously
 
by the Flight Controls Section. 
The two tape control units are
 
identical except for the computer input/output (I/O) address and
 
the Direct Multiplex Control 
(DMC) channel assignment. The
 
DDP-516, the two tape control units, their associated tape
 
transports, and other peripheral devices are located in 
room 1047
 
of Building 16A, at the Johnson Space Center (JSC) and are used
 
to support Shuttle Flight Control Subsystem testing. The primary
 
use 
of the TCU"s is for program storage, Fortran library storage,
 
object code storage during assembly or complier operations, and
 
for utility program storage.
 
This report is a detailed description of the operation of the TCU
 
and is intended to be used as an 
instruction or troubleshooting
 
manual for both TCU's.
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2. DESCRIPTION OF TAPE CONTROL UNIT
 
2.1 TAPE FORMATS
 
on the magnetic tape in a nonreturn-to-zero
Data are recorded 

(NRZ) mode, that is, each time the datum is a binary 1 a flux
 
No flux reversal is made for a
 reversal is written on the tape. 

as 7 lateral bits one
Data are written on the tape
binary zero. 

of which is always a parity bit and, thus, not part of the
 
Each group of 7 bits (6 data plus 1 parity)
original'data word. 

temporal distribution

makes up one character. A character has no 

between bits but it has spatial distribution alohg the lateral
 
Each pomputer word consists of 12 or 16 bits
 axis of the tape. 

and therefore requires either two or three characters to store it
 
on the magnetic tape.
 
stored on the.tape in the form of records whose lengths
Data are 

are variable depending on the number of characters per computer
 
word (two or three) and the total number of computer words to be
 
Each record has (on the end of it)
stored on the tape. 	 a
 
longitudinal parity character which is separated from the main
 
record by four blank character spaces. (See figure 2-1.)
 
A file mark can be written on the tape to index a record or group
 
It consists of a one-character record with the data
 of records. 

value of octal 178. A longitudinal parity bit is also written.
 
Because longi'tudinal parity is even parity, the longitudinal
 
The file mark is the only
parity character is also an octal 178. 

be written on the tape.
single character record that can 

2.2 BLOCK DIAGRAM OPERATION
 
The TCU consists of eight major blocks as shown in figure 2-2.
 
These major functional blocks 	are listed below:
 
* Address and control
 
" Motion control
 
* 	Read logic
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* Write logic
 
* 
Magnetic Tape Transport (MTT) selection logic
 
* MTT drivers
 
* Word-forming buffer
 
* DMC subchannel
 
The address and control logic accepts command and address words
 
from the Central Processor Unit 
(CPU) and converts them into TCU
 
commands which initiate the desired response. It also generates
 
the necessary handshake signals which are 
sent back to the CPU.
 
The motion control logic controls the direction and start-stop
 
times of the selected MTT. 
 The motion .control of the selected
 
MTT is implemented by a set of forward, reverse, and rewind
 
flip-flops. 
 The correct motion delays in forward and reverse
 
operations are generated in the motion control logic.
 
The read logic checks the lateral parity of the data read from
 
the MTT. It also contains the end-of-record gap detection
 
circuit, file mark detection circuit, and the read strobe
 
generator.
 
The write logic contains the high-low density clock and the frame
 
rate clock circuits. The write oscillator delay signal along
 
with the write strobe pulses are generated in the write logic.
 
It also contains the logic which establishes the load point gap,
 
record gap, and the file gap.
 
Magnetic Tape Transport selection logic, generates the MTT select
 
signals and acts as 
the input buffer between the MTT and the TCU
 
for data and control signals.
 
MTT driver logic contains the data and control signal drivers
 
which serve as 
the output buffers between the TCU and the
 
selected MTT.
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The word-forming buffer contains a double-rank buffer (two 16-bit
 
registers) which provides one-word time for the CPU to acknow­
ledge a data request. The word-forming buffer also contains the
 
necessary control for processing and converting 6-bit tape
 
characters into 16-bit computer words (figures 2-3 and 2-4).
 
The DMC subchannel permits the TCU to communicate with the CPU
 
via the DMC option for more efficient data handling.
 
2.3 DETAILED DESCRIPTION
 
2.3.1 WORD-FORMING BUFFER LOGIC
 
The word-forming buffer consists of two 
16-bit buffer registers
 
which allow the CPU to receive or transmitt one complete 
16-bit
 
word at a time (figure 2-8). 
 There is also the necessary logic
 
to reform the 16-bit computer word into two 
or three 6-bit
 
characters for the MTT (figure 2-4). 
 It also has the logic to
 
recombine the 6-bit characters from the MTT into 
16-bit computer
 
words. 
 The lateral parity bit and the longitudinal parity
 
character are also formed here.
 
The first 16-bit buffer register is the input buffer and it
 
accepts computer words from the input bus in 
a 16-bit parallel
 
format. 
 It also accepts the data from the MTT but it is accepted
 
in a 6-bit character sequential format. 
 Thus this buffer acts as
 
the data input device to the TCU.
 
The second 16-bit buffer register receives its data parallel mode
 
from the input buffer. 
 This is the TCU data output buffer and
 
either transmits its data in 
6-bit bytes plus one lateral parity
 
bit to the MTT drivers or to 
the CPU via the input bus in 16-bit
 
bytes. Before the data is transmitted to the MTT it is formatted
 
by the buffer control logic (figure 2-5).
 
The buffer control logic contains the necessary logic to break up
 
the 
16-bit word stored in the output buffer into 6-bit bytes.
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Figure 2-5. - Bufer control.
 
The logic also determines if the two characters per word mode or
 
the three characters per word mode has been selected. Each
 
segment of the word to be output to the MTT is selected by an
 
appropriate signal; BCHDI+ selects the first group, BCHD2+
 
selects the second group, and BCHD3+ selects the third or last
 
group if the three characters per word mode has been selected.
 
Each selected group is sent to the lateral parity generator
 
circuit (see figure 2-6) where the 7thparity bit is generated
 
and added to the other 6 bits.
 
The 6-bit character, BWDB1 
through BWBD6, and the lateral parity
 
bit, A0219, are clocked into the read/write register by the write
 
strobe, WCNWS. (See figure 2-7.) 
 The write control file mark
 
strobe, WCFMS, unconditionally sets bits 1, 2, 3, and 4 to 
1.
 
This is the octal 178 file mark. 
 Gate B18 decodes binary coded
 
decimal (BCD) zero when writing in the two-character per word,
 
BCD, even parity mode and sets bits 2 and 4 to 
1. This is then
 
recorded on the tape as an 
octal 128 (10102) which is a non­
existent BCD code, 
 This is necessary because each character must
 
make at least one flux change on' the tape. The circuit in figure

2-8 is used to detect an octal 128 
on the data read from the tape
 
and convert it 
to a BCD zero.
 
Lateral parity error is checked during write by reading after
 
writing. The circuit in figure 2-9 is used to check parity
 
during read-after-write and during reading. 
If a parity error is
 
detected then the parity error flip-flop (figure 2-10) is set by
 
RSPEF.
 
Longitudinal parity error is checked by the circuit in figure
 
2-11. 
 This register is complemented each time 
a 1 (flux change)
 
is read from the tape. All the flip-flop outputs are 
"or'ed"
 
together, and if at the end of the record one of the flip-flops
 
is set, the parity error flip-flop will be set. 
 The output of
 
the "or'ed" flip-flops is "and'ed" with the end-of-record pulse
 
2-9
 
A17
 
Iv EO-335 
oBWOB1
8102- 015 025(B I 0 82)0 (83 0 B4)
 
BWDBI- 2A0205
 
, BWDB2+. 
 B1 E0- 23B 
BWDB3+- 24
 
8B1DB4-- 263
 
B5 ~ ~ ~ 1 6 } () B5 A0214 884D83--
BWDB4+- 2i8
Hf 22 EO3 271 Al 

BWDB6+- 2 12 --
D- 18 B7 A28 - 1 01 
AU A16I 
BDB- I07 EO 335 1C23 
- PULUPA 
EO-335 E -3 ( 
1 O 2 ( - 407 
V[__ ==33 E $B-__-_,, CEVEX 1 
19O5- A01 1A161 5 A021 I AEPP0217 C2.3 
BWDO6+- 28137
23 
 Cl7
 
BR1-335
 
9EVPP-12 
 C23
 
17D 

_ 2 1 9 +25 rEt + A0219V P -2
31C 

26 1 
fRCEOR4- 30 17 

A1533 (GNDJ 
 L CVN 
SCLR-Bi Deetor-335
 
-Lateral
Figure 2-6. parity generator.
 
2 
C?3 
(53.58] WCFHS 29 A0220 AIS 
31 
c2 
BR-335 
-
(cc-092) 
53.5 2 ] 0 8 - -
[53 52] W4085- 26 
[53 52 0W084-: 
[53.52 8OR083- 14 
53 521 BWD82- 6 
[53 52] w481-
DC- 335 
2ie 
20 
-20 
[RO] 00211 
D1­3 3 5 [53 52] 
53.2] 
[53. 521 
8 D081 
4CJ 
BW8118 
:4 
6 
.8-l-. 
3 IDATIS-
1 1 -I 
A 
A0238BR-3 
CEVE 23 21WDAT 
25A1 
22 
DC- 335 1 
[5.5)BW8t 6 15--DA4+
 
-O3 A35 
B8R-3351 
[53.52] BWS+1-28 1 -1DAT3 
[53.Z]BDB6+-Z3 ] 5 -WDAT4.
 
[53 52] BWD- S--- j -0AT­
21 Z-WAT4-

A5:
 
PR-335
 
EO-335 
 15
 
[53.52] W VCWS- 9"3'--AI
28 | 
22GNOA11611 
[53.52] OWSCLR3-2B--AT6
 
Figure~Rea/wit reis er 2-7 27 
RROD 2-
BC32 
STRB5-__ 27 0N331- 35A
 
TG- 335 
STRB2-922 1 
E5362, STRB42+ 1 RDDB4+ 
DC-335 DI-335 H 
TG-335 
Figure 2 r8 . - Tape 128 to bcd zero detection circuit. 
S7RB2- - E-35S 
51R624- 4 
STR21 82+ 
6SA1 
• TR 16 LAPTP19 
CEVEM-+ 2 
AA 
4 
LATPE-_CVMf 
ON-335 
1 
STRB4---26 
AeEO-335 
32 A 158 
AlC38
-335 
E- 335 
_::RS 24243A05 B 2 
DM-A015 
S7R83-- 18 
SRB4-- 2520 
2 O 1 AO -23 323 
D 11 29 
I-
ST 
TRB 25 
AISE0-33S 
AO+16 4A016 
SE-3"" 
37:-3 
CVN 
CE 
C27m -­
a 
27 
30 
3 
100 
NSEC 
STRBS ---9 
STRB6+- 29 
A0163 
28 A13 
CE 
5A16 
01-335 
Al6EO330E-335 
A6MFWOF4 
£2? 
1 
RGUET+ IA0170 A0169 
6 
4 
2 10 RSPEF­
2461 AA161D 
01-335 OL-335 
31Z i62Z 
Fp 
AO!e 
A1633 EGNO2] 
Figure 2-9. -- Lateral parity check circuit.
 
C24 
RSPEF- FA-335 
16C21 
RCE+TDEOT 
-18 12RCPF 
CALLP+- 20 
A3V7X- - 22 14 
5T6 PARC 
AO080 
MS CL R-B-
D-3 
RPF 
L RC PEF-
Figure 2-10. 
 Parity error flip/flop.
 
2-14
 
STRBI - 6 
C35 
C.2CRTEP-
3-4 
1 AD227 
3 A 
B36 
BR-335
-. ---.a 
3 -READF+ 
RCEORt -6- 1 READF-
S CLR-O- A 
_C33 
STRB2+ 
F 
1P'28 
uL 
212C 3 3, [ 5 3 . 5 9 ] rlk'EL F - - 3 RCRL k 
-35CC-092 

12 B1l714 

2 3E729 

... .
ST I13 1 
4
 
SA023 
 a33f-
C33 ~ DC-335S1 
PGBIGINI 

2-125
 
_
13W2330 
-
42STRB4+f 
aiyerrcekr

--
LongitudinAl
Figure 2 t1. 

2-15 
(RCEOR+) and with the read control read or write level signal
 
(RCRWL+). This signal is present if a read or write operation is
 
being conducted.
 
The overrun circuit shown in figure 2-12 is used to set the
 
parity error flip-flop in the event the CPU does not honor a data
 
transfer request from the TCU. Normally at the end of each data
 
transfer, RRLAX7 signal from the CPU resets the buffer ready
 
flip-flop which is set by CWDAP- or by BXFER-. If RRLAX- does
 
not occur, the buffer ready flip-flop will remain set. This is
 
"and'ed" with the buffer transfer pulse (BXFER+) and the read
 
flip-flop output (READF+). This signal is wired "or" with all
 
other RSPEF- lines to set the parity error flip-flop.
 
2.3.2 ADDRESS AND CONTROL LOGIC
 
The MTT address decode logic is shown in figure 2-13. It decodes
 
the last two bits of the address word (bit 15 and 16) to generate
 
one of four output signals. Thus each TCU can operate up to four
 
tape units.
 
Whenever any write command is issued by the CPU, the first
 
word-forming buffer is reset by a pulse (BCRES-) which is
 
generated by the circuit shown in figure 2-14. The RRLIN- pulse
 
from the CPU is used to generate BTTOE- (Buffer Transfer Output
 
Bus Enabled) which strobes the data from the output bus into the
 
first buffer (figure 2-15). For the first CPU-TCU word transfer,
 
BXFCF, which is set-by any write command (figure 2-16) allows
 
RRLAO+ to trigger one shot C18. This pulse is "and'ed" with
 
BXFCF+ to form the input to "or" gate B32. The output of gate
 
B32 is the buffer transfer pulse (BXFER+) which strobes the data
 
from buffer 1 to buffer 2. Subsequent BXFER+ strobe pulse
 
originate from the write strobes (WCNWS-) by way of C21 and
 
"and'ed" with BCLCT+ (Buffer Control Last Character Time). The
 
output equation for BXFER+ is: (WCNWS + RCDIP)P(BCLCT) + (BXFCF)
 
(RRLAO) + (RGAPD)(READF)(RGDET)(LCT2C) = BXFER.
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Figure 2-12. - Overrun logic.
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Figure 2-17 contains the logic which gates the data from the TCU
 
to the computer input bus. 
 Signal CHSLI+ is generated in the DMC
 
logic and will be discussed later. 
 MTADD+ is formed whenever the
 
TCU is addressed by the CPU and READF+ is formed whenever a read
 
function has been commanded.
 
The address word transmitted from the CPU is as shown in figure
 
2-18. Bits I through 6 are not used and bits 7, 8, 9, and 
10 are"
 
used as the function code to tell the 'CU 
what action is re­
quired. Bits 11, 12, 13, 14 are 
used as the TCU address. TCU 1
 
has. address octal 28 and TCU 2 has address octal 38 
or as shown
 
in figure 2-19 ADB13+A and ADB14+A are 1 and ADB11- and ADB12­
are zero for TCU 2. 
The signal MTADD+ is used to indicate that
 
this TCU has been selected. This signal can be generated by gate
 
C44 (figure 2-19) decoding the TO address r- +he address bus
 
or by the DMC logic.
 
Bits 7, 8, 9, and 10 of the address bus are decoded by the
 
function code decode logic shown in figure 2-20. 
 Bits 8, 9, .and
 
10 are decoded by I of 8 octal decoder (C44) and those outputs
 
plus their complementare used along with A1XXX and A3V7X to
 
generate the required function signals in the TCU. 
 Signal A3V7X
 
is formed by address bits 9 and 
10 and is :true whenever a
 
function code contains an octal 38 
or 78-

Command strobe pulses are 
generated by the circuitry shown in
 
figure 2-21. Signals AOCP1+ and AOCPO+ are 
used to generate the­
command signals shown in figure 2-22. 
The two signals are
 
generated whenever the TCU is addressed and it is 
not busy. .Gat-e
 
B43 will inhibit AOCP1+ and AOCPO+ whenever the motion-busy
 
status signal (MBSXS+) is true and a function code with a 38 or
 
78 in it has not been transmitted by the TCU (see table I for TCU
 
commands). AOCPI+ 
or AOCPO+ can be generated but not both
 
simultaneously. 
The status of address bit 7 (ADBO7-) is used to
 
generate A1XXX+ and its complement. 
 (See figure 2-20.) These
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Figure 2-17. 
- Input bus buffer transfer pulse circuit.
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BIT POSITION
 
1 2 3 4 5 6 7 8 9 10 111 2 13 14 15 16 
x X X x x X X X X x x x x X X X 
I Ii IWJ 
NOT FUNCTION TCU MTT
 
USED CODE ADDRESS ADDRESS
 
Figure 2-18. - Address word.
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Figure 2-19. - TCU address decode. 
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-
 Command strobe pulse circuit.
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Table I contains the function codes for the 7-track TCU.
 
OCP 1001X Read BCD, 2 char/word 
OCP 011X Read binary, 2 char/word, 
OCP 021X Read binary, 3 char/word 
OCP 031X Set up Normal DMC/DMA mode 
OCP 041X Write BCD, 2 char/word 
OCP 051X Write binary, 2 char/word 
OCP 061X Write end of file 
OCP 071X Reset DMC/DMA mode 
0CP I01x Write binary, 3 char/word 
OCP 111X Space forward one record 
OCP "121X Space forward one file 
OCP 131X Set up DMC/DMA in Auto Switch mode 
OCP 141X Rewind 
OCP 151X Backspace one record 
OCP 161X Backspace one file 
OCP 171X Stop write 
SKS O01X Skip if ready 
SKS 011X Skip if not busy 
SKS 021X Skip if an error has not been detected 
SKS 
SKS 
"031X 
041X 
Skip if not at beginning of tape (load point) 
Skip if not interrupting 
SKS 
SKS 
051X 
061X 
Skip if end of tape has not been detected 
Skip if end of file has not been detected 
SKS 071X Skip if writing is permitted 
SKS 111X Skip if MTT operational 
SKS 121X Skip if DMA/DMC subohannel is not currently 
processing channel 2 
SKS 131X Skip if DMC/DMA subohannel is not in Auto Switch 
mode 
SKS '141X Skip if not rewinding 
INA "O01X Input from TCU if ready 
INA 101X Clear "A" register and input from TCU if ready 
OTA O01X Output data to the TCU 
SMK "0020 Set TCU Interrupt Mode, (Aj) for TCU 1, (A2 ) for 
TCU 2 
2-29 
two signals will only allow one 
or the other AOCPXX pulses to be
 
generated. If either AOCPXX pulse is generated a general
 
housekeeping pulse, CALLP, will be generated.
 
The decoded function code signals AXOXX through AXYXX along with
 
AOCP1+ and AOCPO+ are used to generate all required command
 
signals used in the TCU. 
 This is shown in figure 2-22. These
 
signals are also used to generate the device ready signal
 
(DRLIN-) which is sent to the CPU in response to any SKS, INA,
 
and OTA instruction if the rsponse or condition is true. 
This is
 
shown in figure 2-23.
 
During DMC mode operations the CPU will honor interrupt from
 
various devices. 
 When the CPU has found the device which is
 
interrupting, it will prevent other devices from interrupting by
 
masking them off. This is done by outputing a key 16-bit word on
 
the output bus with the set mask (SMK) instruction. In the case
 
of TCU 2, if output bus bit 2 (OTB02+) is true this will cause
 
the mask flip-flop (B41B, figure 2-24) to be set, thus, prevent­
ing any interrupts from TCU 2. 
If bit 2 had been false the mask
 
flip-flop would have been reset, thus, enabling interrupts.
 
2.3.3 READ LOGIC
 
Any read command sets the forward motion and read control
 
flip-flops, resets the LRC register, and resets the word-forming
 
buffer. As the tape moves under the read head, data is trans­
ferred to the selection logic. As each frame is read, a dropin
 
pulse (figure 2-25) is sent to the work-forming buffer control
 
shift register (see figure 2-26, shift pulse; 
and figure 2-27,
 
buffer control shift register). When the right number of shift
 
pulses, as controlled by the mode flip-flop (figure 2-28), has
 
occurred the BCRDY flip-flop is set. This causes transfer of one
 
data word to the CPU via the input bus., The CPU issues RRLIN­
which resets the BCRDY flip-flop (see figure 2-29). All data
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Figure 2-24. - Interrupt logic.
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Figure 2-28. 
- Mode control flip-flop.
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transfer is stopped when the gap between the record proper and
 
the LRC character is detected, this is done by having the RCEOP
 
signal reset the BCRDY flip-flop.
 
Lateral parity is checked in the parity pyramid consisting of
 
exclusive "or" gates as shown in figure 2-6 and is compared to
 
the state of the parity bit (STRBP). If lateral parity is found
 
to be in error, the read control parity error flip-flop (RCPEF,
 
figure 2-10) is set, enabling that condition to be sensed by the
 
CPU,
 
The logic shown in figure 2-30 is used to detect an end-of-file
 
mark on the tape and sets a file mark detect flip-flop (RCFMD).
 
If an end-of-record gap is detected while the RCFMD flip-flop is
 
set, an end-of-file flip-flop (RCEOF) is set and the parity error
 
flip-flop is reset.
 
The read control search file mark flip-flop (RCSFM figure 2-31)
 
is used in generating the end-of-operation signal (RCEOP). If
 
RCSFM is set as a result of a search-for-file mark output control
 
pulse (OCP), signal RCEOP is generated as soon as RCFMD is set
 
and the end-of-record gap has been detected. If a search-for­
file mark has not been requested, the RCSFM remains reset and
 
RCEOP is generated as soon as the end-of-record gap (RCEOR) is
 
detected. See figure 2-31, gate C35 where RCSFM- is "and'ed"
 
with RCEOR+ to form RCEOP-.
 
Read strobe pulses from the selected MTT are shaped by the
 
circuitry shown in figure 2-25. The one shot (C31) is tiggered
 
by the read strobe (STRSB) in both the read and write modes. The
 
signal is used in the write mode for read-after-write operations.
 
The read strobe one shot C31 (RSTRB) is inhibited during any
 
motion for the first 9 to 10 milliseconds of tape travel by one
 
shot (B47). This is to prevent any noise which is under the read
 
head and in the no-record gap from being interpreted as data.
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Figure 2-31. - Read control end-of-operation circuit.
 
The output of the one shot RSTRB is used to set the gap counter
 
(figure 2-32) to all ones by way of signal BGSSY- (figure 2-33).
 
The read strobe pulse (RSTRB) sets flip-flop B35E (figure 2-33).
 
This flip-flop enables the J1 input of flip-flop B42 (record gap
 
set synchronize flip-flop, RGSSY) which is set on the first
 
positive pulse of thewrite clock signal (WCCLK+). RGSSY- then
 
sets flip-flop B35(F) whinh enables the record gap counter by way
 
of signal RGCEN-i-.
 
When the record gap counter enable flip-flop (RGCEN) is set this
 
allows the record gap counter to count up at the clock rate
 
(WCCLK-, see gate C35H figure 2-32) which is twice the frame
 
rate. If no more read pulses are received the counter continues
 
to count up until it reaches 001012 which indicates that a record
 
gap has been detected and generates signal RGAPD+ (see gate B27A,
 
C37A, and C32M; figure 2-32). This signal sets flip-flop B35A
 
(see figure 2-34) which generats the record gap detected signal
 
(RGDET+). If another read strobe is detected after the RGDET
 
flip-flop has been set, gates C22D and C32K will set flip-flop
 
B35B (see figure 2-34). This will set the parity error flip-flop
 
(see figure 2-10).
 
A timing diagram of the gap detection circuit is shown in figure
 
2-35. Whenever a read strobe is late by more than 1-1/2 periods
 
RGAPD is generated. Any read strobes after this point will cause
 
the parity error flip-flop to be set. However, if a RCEOR is
 
generated it will signal a correct end-of-record gap and will
 
reset flip-flop B35B (figure 2-34) thus preventing the parity
 
error fli-p-flop from being set. Flip-flop B35B provides one read
 
strobe storage to provide for the longitudinal parity error check
 
character. The RCEOR is generated when the gap counter reaches
 
1111012 by gates C36D, C37B, and B42E as shown in figure 2-33.
 
This signal (RCEOR) is used to generate the read control
 
end-of-operation signal (RCEOP) as shown in figure 2-31.
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2.3.4 WRITE CONTROL
 
The frequency of the write strobe pulses, the actual frequency of
 
writing one's or zero's on the tape, is controlled by the density
 
select switch on the selected MTT. This provides the two density
 
select signals, STDR14 and STDR2+ seen on figure 2-36- These
 
signals allow either of two oscillators to control the timing of
 
the TCU. If high density is selected then-STDR2 is true and
 
STDR1 is false. This gates the 230.4 kilohertz (kHz) oscillator
 
signal from B22A through gate C32E to C35G. Because gate B25A
 
has a ground on its input its output is always true. If a
 
tri-density MTT had been used gate B25A would have been active.
 
Flip-flop B26 is held set by STDR1 and its output is' "and'ed"
 
with the other signal at gate B25B. This forms signal WSCLK.
 
This signal is divided by 2 by flip-flop B26C and its output is
 
"and'ed" with WSCLK to form an output of B27B which is one-half
 
the frequency of WSCLK but with the same pulse width. This 
signal (WCCLK-) is divided by 4 in flip-flops B26E and B26F. 
These outputs are "and'ed"t with the input (WCCLK+ to form a 
signal WCFRK which is one-fourth the input frequency but with the 
same pdlse width. This signal path has divided the input clock 
W800K by 8 but has preserved the pulse width Thus WCFRK has a 
frequency of 230.4 kHz/8 = 28.8 kHz when the high frequency mode 
is selected. When the low density mode is selected the same 
division by 8 occurs but the low frequency clock starts at 320 
kHz and is first divided by 2 in flip-flop B26A. This yields a 
frequency of 320 kHz/16 20-kHz when the low frequency mode is 
selected.
 
Whenever any write command has been issued by the CPU, flip-flop
 
B34A (figure 2-37) will be set. This will trigger one of the two
 
write oscillator delays one sh6t (B38A). This one shot will in
 
turn trigger the other delay one shot (B38B). The purpose of
 
this delay is to prevent any writing on the tape until tape
 
motion has started and the correct inter-record gap has been
 
formed. This signal (MWOD2+) goes through gate B37B, B37C to set
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flip-flop B35D. The output of B35D will set flip-flop C24C on
 
the first clock pulse (WCFRK+). This flip-flop is the master
 
write enable flip-flop and controls most of the writing
 
operations.
 
If the MTT is positioned at the load point and a write command is
 
issued, signal MWLOP will cause an additional delay of 16 oscil­
lator delay times before MWSEN flip-flop will be set. This is to
 
form the beginning of tape or load point gap of about 8 to 10
 
inches. Also if a write-a-file mark command had been issued, a
 
delay of eight write oscillator delays would be generated before
 
MWSEN flip-flop would be set. This is to form a 3- to 4-inch
 
end-of-file gap- This circuitry is shown in figure 2-37.
 
During normal write operations a write-control normal write
 
strobe (WCNWS) is generated by gates B25F and B44P (figure 2-38).
 
If a write-filejmark command is issued one file mark strobe pulse
 
(WCFMS) will pass gate B25E. This will set flip-flop B34C and on
 
the next write clock (WCFRK) a character count pulse will be
 
generated (WCWST) from gate B25D. During other write operations
 
the character count pulse is generated by B25C. After four
 
character count pulses (WCWST), gate B27D (figure 2-39) will
 
generate the write-reset pulse (WCWRP). The delay of four pulses
 
was implemented by flip-flops B31F and B31E- land'ed" into gate
 
B27D with the character count pulse. The output of B27D (WCWRP-)
 
will reset B34C (figure 2-38) and allow one more write strobe
 
pulse (WCFMS). The output of gate B27D will also go through
 
inverter C32B (figure 2-39) and reset flip-flop B34D. Flip-flop
 
B34D is used to store the write-file mark command until the task
 
is complete.
 
2.3.5 MOTION CONTROL
 
Whenever a motion OCP is sent by the CPU, one or more motion
 
control flip-flops are set. If an OCP which requires forward
 
motion is sent then flip-flop C17B in figures 2-40 and 2-41 will
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by the
be set. This flip-flop will be reset by a master clear or 

(MBEST) signal. If an OCP which required reverse
motion reset 

motion had been sent then flip-flop C24A (figure 2-41) would be
 
(MREST),
set. This flip-flop will be reset by the motion reset 

by the master clear pulse, or by the selected MTT being at load
 
point. Either of the two signals, motion forward (MFWDF) or
 
motion reverse (MREVF), will enable setting the run/stop flip-

They will have held the DC (figure
flop C17C in figure 2-42. 

2-43) set input low and thus kept RUNST- false. When the output
 
of C35A (figure 2-42) goes positive it will enable the input to
 
one shot (C18D). When motion hold (MHOLD-) and write hold
 
(WHOLD-) are both positive, or go positive, one shot C18D will
 
trigger and reset flip-flop C17C.
 
When a forward motion command (CFWDP+) is received flip-flop C17F
 
(figure 2-40) will be reset, when a reverse motion command
 
(CREVP+) is received the flip-flop will be set. This will gen­
erate MREVH. Signal MREVH is called the reverse motion history
 
signal. It is used to control the motion-hold flip-flop B35C
 
(figure 2-44). When the system busy signal (STBSY) is poitive
 
the motion hold flip-flop will be reset if the reverse history
 
signal (MREVH+) is positive and a forward motion is commanded
 
(CFWDP+) or if the MREVHsignal is not true (MREVH- is positive)
 
and a reverse motion is commanded. The output of the flip-flop
 
is used to inhibit motion if a change in tape direction is
 
required.
 
reverse
The forward write extension (FWREX) one shot and the 

extension one shot (REVEX) are triggered by the read control
 
end-of-operation (RCEOP) signal depending upon the signal's
 
(MWELF) master write enable flip-flop or the motion reverse
 
flip-flop (MREVF). The outputs of the one shots are "or'ed" witL
 
the read extension pulse (figure 2-45) (READX), and the read
 
to forn
control end-of-operations (RCEOP) signal from figure 2-31 

the motion reset signal (MREST). This signal is used to reset
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The motion flip-flops are
the motion flip-flops (figure 2-41). 

signal (MREST).
reset on the trailing edge of the motion reset 

When the motion flip-flop is reset it will reset the run/stop
 
This series of operations is shown
flip-flop (see figure 2-42). 

in the timing diagram in figure 2-46. The forward write
 
extension is used to form the proper inter-record gap and the
 
reverse extension is used to position the read head correctly in
 
the inter-record gap during reverse motion.
 
The read extension pulse (READX) is used to position the read
 
(See
head in the inter-record gap during any read function. 

figure 2-45.) During reverse read operations this one shot
 
(A38B) is inhibited by the forward motion flip-flop (MFWDF) as
 
shown in figure 2-41.
 
Any write OCP will cause the write enable flip-flop (C17A, figure
 
set if the selected tape transport (STBSY) is not
2-47) to be 

busy. If STBSY is true (positive) the write enable flip-flop
 
will not be set and the write hold flip-flop (C17D, figure 2-47)
 
will be set.
 
MAGNETIC TAPE TRANSPORT SELECTION LOGIC
2.3.6 

The 	tape control unit will handle four magnetic tape transports
 
Figure 2-48 shows how
which are called tape unit A, B, C, and D. 

formed. If magnetic tape transr
the selected tape read bits are 

This
 port A had been selected signal SELTA+A would be true. 

would gate the tape "A" read bits (TARBI) into the read bit bus4
 
All the selected tape read bits (STRB1+) are wired "or" together.
 
The signal is inverted and sent to the word-forming buffer'where
 
it is assembled into a 16-bit computer word. The signal at C35J
 
(figure.2-48) tape "A" strobe bit (TASTB-) is also gated into the
 
bus by SELTA+A signal to form the selected tape read strobe.
 
Figure 2-49 shows a typical wired "or" read bit selection logic.
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During any forward or reverse motion of the MTT te selected tape
 
busy status signal is generated. This is formed by a wired "or"
 
bus on the input of gate A13F (figure 2-50). When the run/stop
 
signal (RUNST+) and the select tape A signal (SELTA+) are true,
 
gate A13B (figure 2-50) will set flip-flop A14C (figure 2-50).
 
This will cause the selected tape busy status signal (STBSY+) to
 
go true, gate A13F, (figure 2-50). When the output of gate A13B
 
goes plus it will trigger one shot C28A. After 12 milliseconds
 
the output of the one shot will reset flip-flop A14C. This will
 
cause the selectd tape busy status signal to go false.
 
Figure 2-51 contains the remaining tape "A" selection logic.
 
Gates B43A, B43G, B43H, and A21A form the select tape "A" latch
 
(SELTA). The output of the latch is used to gate the
 
selection-logic signals into the correct selected signal bus.
 
Also shown in figure 2-51 is the selected tape at load point
 
(STLDP), selected tape density (STDR1 and STDR2), rewind logic
 
(REWID). Gate A41H forms the selected tape ready signal
 
(SREDY-). The signal formed in gate A33K (SRWDS-) selected tape
 
rewind status is used to tell the CPU that the selected tape is
 
rewinding when the CPU checks its status by a SKS instruction.
 
Also the signal generated in gate A41G (SWPER+) is used to tell
 
the CPU that the selected tape has been enabled to write, that
 
is, a write ring has been mounted on the tape roll.
 
The end-of-tape flip-flop B34E is shown in figure 2-52. This
 
flip-flop is set whenever the selected tape unit reaches the
 
end-of-tape marker. All the tape units are wired "or" to the
 
selected tape end-of-tape bus (STEOT-). This flip-flop is reset
 
by the selected tape load point signal (STLDP-) which comes from
 
gate B44B (figure 2-51).
 
Only the selection logic for magnetic tape transport "A" has been
 
shown, but the other three MTT selection logics are similar in
 
operation.
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2.3.7 MAGNETIC TAPE TRANSPORT DRIVER LOGIC
 
The MTT driver logic consist of a number of line driver amplifier
 
packs (Honeywell CC-010) which are capable of driving up to 100
 
feet of twisted pair cable. The data lines, WDAT1 through WDATP
 
(figure 2-53), are the seven signals which are sent one to each
 
track of the MTT (table II).
 
The control signals, run/stop (TARUS), forward/reverse (TAFWD),
 
write strobe (TAWST), and rewind (TARWD) are shown in figure
 
2-54. Figure 2-55 shows the last two command signals to the MTT.
 
The write reset pulse generated by the one shot C18B is used to
 
reset the character flip-flop in the MTT. This is the
 
longitudinal parity bit which is written on the tape.
 
2.3.8 DIRECT MULTIPLEX CONTROL (DMC)
 
Direct Multiplex Control operation is started by the CPU issuing
 
a DMC command to the TCU. If a set DMC mode normal command is
 
issued the DMC status latch (figure 2-56) will be set by the
 
signal set DMC normal (SDMCN-) which is formed in gate A55A-by
 
"and'ing" AX3XX+ and AOCPO+. This signal (SDMCN-) also resets
 
the DMC auto mode flip-flop if-it is set (A53D, figure 2-57). If
 
a DMC auto mode command had been sent by the CPU the DMC mode
 
latch would have been set and the DMC auto flip-flop would have
 
also been set.
 
After the DMC mode has been set the TCU will issue a data
 
interrupt line signal (DILXX+) to the DMC when the TCU has data
 
ready or requires data from the CPU. Because the TCU DMC
 
interface has the auto channel option, two DILXX lines are
 
required. These signals are generated by gates A54B, A55K
 
(DILXX+A) and A54C, A55J (DILXX+B) shown in figure 2-58.
 
During normal DMC read operatioL d gate A57G (figure 2-58) will
 
detect an end-of-operation (RCEOP+) and will generate EXSTP-.
 
This signal will set flip-flop A53B (figure 2-57). This
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TABLE II.- SIGNAL NAME
 
Table II contains the inemoric index for the seven-track MTT.
 
Signal LBD No4 /Source 
OCPLS 5366K4 
OTBxx 5350XX 
INBxx 5351XX 
AOCPO 5366K7 
AOCP1 5366L3 
A1XXX 5366C1C 
A3V7X 5366G6 
ACKAX DMA 
ADBxx 5369XX 
AXxXX 5366JX 
B2CPW 5353B3 
BCH3T 5353E1 
BCHDx 5353X3 
BCLCT 5-353E3 
BCOCS 5353G7 
BCRDY 5353FIC 
BORES 5353K6 
BCSCx 5353KI( 
BEINB 5353C5 
BTTOE- 5353K8 
BWDBx 5353JX 
BXFCF 5353G8 
BSFER 5353H6 
CALLP 5366K8 
CEVEN 5354DIC 
MNEMONIC INDEX
 
Definition
 
Output control pulse 
Output transfer bus, bits 1 through 
16 
Input transfer bus, bits 1 through 16 
OCP and address bit 7 (7 = 0) 
OCP and address bit 7 (7 = 1) 
Address bit 7 = ONEC-) or ZERO (-) 
Address 3 or 7 
Acknowledge from DMA 
Address-bus, bits 7 through 16 
Decode function bits 
Buffer two characters per word 
Buffer character three times 
Buffer character distributor 1 
through 3 
Buffer control last character time 
Buffer control, odd character strobe 
Buffer control ready 
Buffer control reset 
Buffet control strobe character 1 
through 3 
Buffer enable input bus 
Buffer transfer output bus enabled 
Buffer write data, bits 1 through 6 
Buffer transfer'control flip-flop 
Buffer transfer 
Any OCP (housekeeping pulse) 
Even parity 
2-70
 
TABLE II.-
Signal LBD No./Source 
CEVPP 5367B8 
CFWDP 5367E5 
CHANB 5361G3 
CHENX 5361B9 
CHSLI 5361C7 
CHSLX 5361B7 
CMKXX 5372 
CREVP 5367E8 
CRINT 5367D2 
CRTEP 5367B6 
CRWDP 5367E9 
CSFMP 5367B2 
CW3BY '5367B11 
CWDAP 5367D2 
CWFMP 5367E11 
CWOCP 5360F7 
CWRDP 5367D7 
CWRTP 5367D4 
CxRUS 5362G1 
DACKR 5361B11 
DALXX 5361B4 
DAUTO 5361G9 
DERLF 5361G7 
DERLX 5361D5 
DILXX 5361K1/K4 
DMCAD 5361C4 
DMCMF 5361E1 
DMRES 5361E4 
DRLIN 5367L5 
EOTAP 5362G6 
ENDXM 5361L7 
SIGNAL NAME (Continued)
 
Definition
 
Even parity OCP
 
Forward OCP
 
Autoswitch subchannel B
 
Channel enable from DMA
 
Channel select
 
Channel select from DMA
 
Clear mask flip-flop
 
Reverse OCP
 
Control ready interrupt
 
Read OCP
 
Rewind OCP
 
Search file OCP
 
Write three binary OCP
 
Write data OCP
 
Write file mark OCP
 
Continuous write OCP pulse
 
Write or read data OCP
 
Write OCP
 
Selected transport run/stop
 
Data acknowledge ready
 
Device address lines from DMC
 
Autoswitch mode
 
End of range flip-flop
 
End of range
 
Data interrupt lines to DMC
 
DMC address
 
DMC mode flip-flop
 
DMC subchannel reset
 
Data request line
 
End of tape storage
 
End of transmission
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TABLE II.- SIGNAL NAME (Continued)
 
Signal LBD No./Source 
ENWRT 5359D5 
ERLXX 5369F5/F1O 
EXSPF 5361G5 
EXSTP 5361H11 
FMPLS 5356B9 
FWREX 5359C1 
LATPE 5356F2 
LATPS 5356H4 
LCT2C 5353D1 
MSBYS 5359L2 
MCEOR 5360A10 
MFWDF 5360M7 
MHOLD 5359J3 
MLPRR 5359L1 
MREST 535904 
MREVF 5360P9 
MREVH 5360L10 
MSCLR 5357K6 
MSTCL 5372D5/D1O 
MTINT 5367H3/H8 
MTADD 5366C3 
MTMSK 5367L10 
MWELF 5359K5 
MWLDP 5359H10 
MWOD2 5359G6 
MWSEN 5359H8 
PILO 5367L8 
PULUP 
PWRFL 5369D4/D9 
ROL12 5355D1 
RlBxx 5350xx 
Definition
 
Enable write oscillator delay
 
End of range
 
External stop flip-flop
 
DMA/DMC external stop
 
File mark pulse
 
Forward write extension
 
Lateral parity error
 
Lateral Parity Flip-Flop Strobe
 
Buffer character two time
 
Mdtion busy status
 
Motion control, end of record
 
Motion forward flip-flop
 
Motion hold
 
Motion control, load point set pulse
 
Motion reset
 
Motion reverse flip-flop
 
Motion reverse history
 
Master clear
 
Master clear
 
Magnetic tape interrupt
 
Magnetic tape address
 
Magnetic .tape mask
 
Write enable flip-flop
 
Write at load point
 
Write oscillator delay DM No. 2
 
Write strobe enable
 
Program interrupt line
 
Pull-up runs for unused flip-flop dc
 
inputs
 
Power fail
 
Read octal twelve
 
Rank 1, bits 1 through 16
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TABLE II.- SIGNAL NAME (Continued)
 
Signal LBD No./Source 
2Bxx 5350xx 
RCDIP 5356L1 
RCEOF 5356G11 
RCEOP 5356L11 
RCEOR 5357L5 
RCFMD 5356D8 
RCPEF 5356K8 
RCRWL 5356L6 
RCSFM 5356J11 
RDPMT 6354L8 
READF 5356K4 
READX 5359E2 
REDMC 5361B3 
RESRI 5353FI1/J6 
REVEX 5359A2 
RGAPD 5357L2 
RGCEN 5357H2 
RGCSx 5357XI0 
RGDET 5357B5 
RGECR 5357C10 
RGSSY 5357F1 
RHOLD 5360E11 
ROCPS 5360G5 
RRLIN 536904/D10 
RRLAD 5353C11 
RRLAX 5353B9 
RSPEF 5355 
RSTRB 5357C2 
RSWRT 5359E9 
RUNST 5360J2 
RWIND 5362 
RWOCP 5360C8 
Definition
 
Rank 2, bits 1 through 16
 
Read control drop-in pulse
 
Read control end of file
 
Read control end of operation
 
Read control end of record
 
Read control file mark detected
 
Read control parity error flip-flop
 
Read control read or write level
 
Read control search file mark
 
Read permit
 
Read flip-flop
 
Read extension pulse
 
Reset DMC OCP
 
Reset rank 1
 
Reverse extension
 
Gap detect pulse
 
Gap counter enable
 
Gap counter stage 1 through 5
 
Gap detected flip-flop
 
Gap counter enable clock
 
Gap counter set synchronized
 
Run hold
 
Read OCP storage
 
Reset ready line
 
Reset ready line and address
 
Reset ready line and address
 
Set parity error flip-flop
 
Read strobe
 
Reset write oscillator delay
 
Run stop control level
 
Rewind busy flip-flop
 
Read/write OCP
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TABLE II.- SIGNAL NAME (Gontinued)
 
Signal LBD No./Source 
RWWIN 5367F2 
SDMCA 5361B2 
SDMCN 5361B1 
SELTX 5362L1 
SMK01 5367J10 
SMKXX 5372 F4/F9 
SREDY 5362 
STBSY 5362L 
STEOT 5362D10 
STDRx 5362F9 
STLDP 5362D11 
STRBX 5355XX 
STRBP 5362B9 
STRSB 5362C10 
TAPFW 5360F11 
TRWID 5360P6 
TxBSF 5362J1 
TxBSY 5362K1 
TxDR1 5372xx 
TxDR2 
TxEOT 5372xx 
TxFWD 5370Jx 
TxLDP 5372xx 
TxRBx 5372xx 
TxRDY 5372xx 
TxRUS 5368Cx 
TxRWD 5368Cx 
5369Cx 
TxSEL 5372xx 
TxSTB 5372xx 
TxSTD 5362H1 
Definition
 
Reao/write window
 
Set DMC auto OCP
 
Set DMC normal OCP
 
Select MTT X
 
Set mask
 
Set mask general output strobe
 
Selected transport ready (drive
 
operational)
 
Selected transport busy
 
Selected end of tape
 
Selected transport density status
 
Selected load point
 
Selected read bits 1 through 7
 
Selected read parity bit
 
Selected transport read strobe
 
Tape forward control
 
Transport rewind pulse
 
Transport x busy flip-flop
 
Transport x busy
 
Transport x density status
 
Transport x, end of tape
 
Transport x, forward/reverse
 
Transport x, load point status
 
Transport x, read bit x
 
Transport x, ready (operational)
 
Transport x, run/stop command
 
Transport x, rewind command pulse
 
Transport x, selected (read permit)
 
Transport x, read strobes
 
Transport x, stop time delay
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TABLE II.- SIGNAL NAME (Continued)
 
Signal LBD NO./Sources 
TxWCM 5368Hx 
TxWEN 5372H5/I10 
5372L5/L10 
TxWRS 5368Hx 
TxWST 5370Hx 
VDCOO 
VDCO6 
W200K 5358F1 
W556K 5358G6 
W800K 5358B4 
WCCLK 5358H2 
WCFMS 5358D5 
WCFOx 5358J4 
WCFRK 5358L5 
WCFSS 5358D6 
WCNWS 5358C4 
WCWFM 5358J10 
WCWOX 5358E10 
WCWST 5358C9 
WCWRP 5358G11 
WDATx 5354KX 
WDSTB 5354H7 
WHOLD 5360C2 
WOCPS 5360E8 
WRRES 5368F9 
WRTDM 5360B4 
WSCLK 5358G2 
Definition
 
Transport x, write permit
 
Transport x, write enable status
 
Transport x, write reset pulse
 
Transport x, word strobe
 
Ground
 
-6 volts
 
Write clock for 200 bpi density
 
Write clock for 556 bpi density
 
Write clock for 800 bpi density
 
Write control clock
 
Write control file-mark strobe
 
Write control, frame rate counter
 
bit x
 
Write control frame rate clock
 
Write control file strobe storage
 
Write control normal write strobe
 
Write control write file mark
 
Write c6ntrol, character counter
 
bit x
 
Write control, character counter
 
clock
 
Write control, write reset pulse
 
Write data tracks 1 through 7
 
Write control, data strobe to read/
 
write register
 
Write hold flip-flop
 
Write control OCP storage
 
Write reset pulse
 
Write control, write enable delay
 
Write control, selected clock
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TABLE II.- SIGNAL NAME (Concluded) 
Signal LBD No./Sources Definition 
WSTRB 5358L9 Write control, word strobe 
XXXXx 5366EX Selectedtransport address 
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A23 
RUNST+A >6 
TARUS-
SELTA+- 18 20 
A2333­
CC-01O
 
11 6VA23+
 
CC-010
 
A23 
[53.58] .WSTR+ 263 -AWT
 
cc-ala 
PA-S36 
Figure 2-54. - Tape "A" driver logic 
(control bits). 
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A13
 A238
MWELF+ I =_ A14 

BR-335
 
SELTA+- 6- 26"EL
 
TG-335 1519 TAWRS-

S6VA23+
 
-32 17-F A2333­
[53.62] TABSY+- 30 T CC-010
 
- 31 m ad i 
El
 
A24
 
25
 
- 8 
SELTA+X - 0 9  o-TAWRS­
6 6VA24+ 
CS-315"
 
WCWRP+- 21---7 WRRES+
 
__ 25
 
-- 2pSec
 
B
 
Figure 2-55. - Tape "All driver logic
 
(write command and write reset).
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A55 
AX3XX+22MKAOCPO+--'--I 242'2 
A54 
1 
AOCP 
A 
D1 -335 
13D 
18 
MCsats 
F r55 
Fiur 2:6.- ath 
DL-335 
"D ALXXA 228 
A53 
CC-089 
10­
26 6 - CHANB+ 
P1JCHANB" 
SA0074 
DALXX-B 
31 
01-335 
4--. 
A56 
25 09 
R 
DERLX 
DAUTO4 
MSCLR-A-
EXSTP---
OERLF+ 
XA5333_C - --
CWRDP---
30 
' , A 
_ 
A53 
CC-089 
-16­
12 
20 A- 14 
-
- 424-l 
EXSPF-
EXSPF­
-I 
SAS DERLF- . i A0 1 
55 S7C 2- -DERLF- F 1D-335 I 
- A5SO+ OAUTO-P--23 
AX-XX 21 "A 
F 
REC 
FiueD eAC -6M- aMCs u llth 
A542 
DMCMF+-2 1 
BORDY+-2 A0082 
CHANB-
ENDXM--2 
24 DILXX+A TO[DMC] 
B K 
DL-335 Dl-335 
A54 30 
MTMSK+- 32 
DMCMF+- 31 
DAUTO+ -29 2ATINT-
DERLF+- 27 
A 
DL=335 
A54 
DMCMF+-2 2 5 
BCRDY+-I97 
CENB+56 DILXX+B TO[DMC] 
DL-335 Dl-335 
A57 
READF+- 17 
20 EXSTP-
RCEOP+- 19 
G 
Dl-335 
Figure z-b8.- DmL interrupt lines. 
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generates EXSPF- (external stop flip-flop) which will cause the
 
end-of-transmission (ENDXM-) to be generated by gate A55H- (figure
 
2-57). This signal is used to prevent further DMC interrupt by
 
inhibiting gates A54B and A54C (figure 2-58).
 
During normal DMC write operations when the DMC reaches its
 
end-of-range it transmits to the TCU an end-of-range signal
 
(ERLXX) and this along with the correct device address line
 
(DALXX) form the end-offrange signal (DERLX-). The gates which
 
do this are shown in figure 2-59 'Signal DERLX is used to set
 
the end-of-range flip-flop A53C (figure 2-57) during normal
 
operation. If the auto channel mode had been selected the auto
 
switch flip-flop A53D (figure 2-57) would have inhibited the
 
generation of the end-of-transmission signal ENDXM- (figure
 
2-57). If the auto mode had not been selected the external stop
 
flip-flop A53B (figure 2-57) would have been set by DERLX+ which
 
was generated by the DMC end-of-range signal ERLXX-).
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A56 A56 
28 
27 
[DNA] ERCHA- 2 
2612 
G DERLX+ 
30 [DMA] ERCHB- 23 E 
A6B DDr 
01-335 01-335 [DMC] DALXX-A 2 
[DMCJ DALXX-B 24AD 
DI A56 
-335 
A56 A 0 7 
__2 
2igure2-59.29 
-DERLX­
0 _5n-of-r35 7 
01-3-335 
Figure 2-59. -DMC device address line and 
end-of-range. 
3. PROGRAMMING REQUIREMENTS
 
3.1 STANDARD HONEYWELL DRIVER PROGRAMS
 
There are four programs required to operate the magnetic tape
 
units. These are a read program, a write program, a control
 
program, and a logical~to-physipal tape unit number conversion
 
program. The read program contains three parts which are called
 
IZMA, IZMB, and I$MC.
 
These programs are used to read characters from the magnetic tape
 
in one of three modes. ISMA reads two-character BCD words even
 
parity, I$MB reads two character binary words, odd parity, and
 
I$MC reads three character binary words odd parity. The normal
 
calling sequence used is as shown in figure 3-1. These three
 
routines require 10410 storage locatibns.
 
The write program contains four parts which are called 0$MA,
 
0$MB, 0$MC, and 0SME. The first three routines, 0$MA, 0$MB; and
 
0ZfMC are the write routines required to write in the magnetic
 
tape. 0$MA writes two characters per word BCD format, even
 
parity; 0MB writes two character per word binary format, odd
 
parity; and 0$MC writes three characters per word binary format,
 
odd parity. The calling sequence is shown in figure 3-2.
 
The routine 0$ME is required to write an end-of-file mark on the
 
tape. An end-of-file mark is an octal 17 and is used to block
 
the tape off in large segments. The calling sequence is shown in
 
figure 3-3. The routine M$UNIT is also required in any read or
 
write sequence as will be shown in the M$UNIT discussion. The
 
write routine requires 10110 storage locations.
 
The control program contains five parts which are called C$MR,
 
C$FR, C$BR, CFF, and C$BF. These routines are used to control
 
tape search operations while looking for a particular record or
 
file. C$MR is used to. rewind the tape to the load point; C$FR is
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CALL I;KMX 

DAC BUFA 

DEC WC 

DEC N 

JMP UNRE 

JMP E0T 

JMP E0F 

** 
Figure 3-1.-

(Where X is A, B, pr C)
 
Buffer address
 
Word count
 
Logical tape unit number
 
Unreadable record return
 
End-of-tape return
 
End-of-file return
 
Normal return
 
I$MX calling sequence.
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XX 
CALL 0ZMX (Where X is A, B, or C)
 
DAC BUFA Buffer address
 
DEC WC Word count
 
imP E0T 	 End-of-tape return
 
Normal return
 
Figure 3-2.- O$MX calling sequence.
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CALL 0$ME Call write file-mark 
DEC N Logical tape unit number 
** Normal return 
Figure 3-3.--- ME calling sequence.
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used to space the tape forward one record; C$JBR is used to space
 
the tape back one record; 00FF is used to space the tape forward
 
on file; and C$BF is used to space the tape back one file. The
 
calling sequence for these five routines is shown in figure 3-4.
 
The storage requirements for this routine is 6710 locations. The
 
routine M$UNIT is also required for operation of this program.
 
The program MVUNIT is used to provide a physical tape unit number
 
associated with a logical tape unit number when called by the
 
read, write, or control routines. The physical tape unit number
 
is any number between zero and 7 and the logical tape unit number
 
is any number between 1 and 8. The logical tape unit number is
 
converted to a physical number by means of a look-up table. Thus
 
any physical tape unit number could be associated with any
 
logical tape unit number.
 
M$UNIT also contains another look-up table for converting logical
 
tape unit numbers to DMC channel numbers. This table is called
 
MWCHAN and is accessed by way of a switch word called M$TY. If
 
M$TY is a zero the program will return with a normal I/O device
 
code but if MOTY is 1 the program will return with a DMC channel
 
number and the tape operation will be via the DMC.
 
Tape unit 2 has device code numbers 148, 158, 168, and 178 and
 
DMC channel numbers 3 and-4. It is not capable of operating the
 
one Ampex TM7211 tape unit but will operate either or both Ampex
 
TMZ recorders that are now in the Flight Controls Laboratory.
 
3-5
 
CALL Czxx 
DEC N 
** 
CALL C$xx 
DEC N 
JmP EOF 
** 
Where xx is MR, FF, or BF
 
Logical tape unit number
 
Normal return
 
Where xx is FR or BR
 
Logical tape unit number
 
End-of-file return
 
Normal return
 
Figure 3-4.- C$xx calling sequence,
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